

ABSTRACT OF THE DISCLOSURE

A method and apparatus for performing design verification is described. In one embodiment, a method for performing design verification includes specifying at least one object that represents at least one
5 signal as a symbol in a design using a first command and instructing a symbolic simulator with the first command to treat the at least one object as a symbol.